FAIRCHILD

SEMICONDUCTOR

DM74AS651 • DM74AS652 Octal Bus Transceiver and Register

General Description

These devices incorporate an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus. The DM74AS651 offers 64-Industrial grade product guaranteeing performance from -40° C to $+85^{\circ}$ C.

These bus transceivers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these devices with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74AS651 and DM74AS652 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The Enable (GAB and $\overline{G}BA$) control pins provide four modes of operation; real-time data transfer from bus A-to-B, real-time data transfer from bus B-to-A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

October 1986


Revised July 2003

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Guaranteed performance over industrial temperature range (-40°C to +85°C) in 64-grade products

Ordering Code:

Order Number	Package Number	Package Description
DM74AS651WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74AS651NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DM74AS652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74AS652NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



Function Table

		IN	PUTS			DATA I/C) (Note 1)	OPERATION OR FUNCTION		
GAB	GBA	CAB	СВА	SAB	SBA	A1 THRU	B1 THRU	DM74AS651	DM74AS652	
						A8	B8			
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation	Isolation	
L	н	Ŷ	Ŷ	Х	Х	input	input	Store A and B Data	Store A and B Data	
L	L	Х	Х	Х	L	Output	Input	Real Time B Data to A Bus	Real Time B Data to A Bus	
L	L	Х	H or L	х	н			Stored B Data to A Bus	Stored B Data to A Bus	
Н	Н	Х	Х	L	Х	Input	Output	Real Time A Data to B Bus	Real Time A Data to B Bus	
Н	н	H or L	Х	Н	Х			Stored A Data to B Bus	Stored A Data to B Bus	
н	L	H or L	H or L	н	Н	Output	Output	Stored A Data to B Bus & Stored B Data to A Bus	Stored A Data to B Bus & Stored B Data to A Bus	
Х	Н	Ŷ	H or L	Х	Х	Input	Unspecified (Note 1)	Store A, Hold B	Store A, Hold B	
н	н	Ŷ	Ŷ	X (Note 2)	Х	Input	Output	Store A in both registers	Store A in both registers	
L	Х	H or L	ſ	Х	Х	Unspecified (Note 1)	Input	Hold A, Store B	Hold A, Store B	
L	L	Ŷ	Ţ	Х	X (Note 2)	Output	Input	Store B in both registers	Store B in both registers	


H = HIGH Level

L = LOW Level

X = Irrelevant ↑ = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Note 2: If the select control is LOW, the clocks can occur simultaneously. If the select control is HIGH, the clocks must be staggered in order to load both registers.



Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ_{JA}	
N Package	41.1°C/W
M Package	81.5°C/W

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	r	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current				-15	mA
I _{OL}	LOW Level Output Current				48	mA
f _{CLK}	Clock Frequency		0		90	MHz
t _{WCLK}	Width of Enable Pulse	HIGH	5			ns
		LOW	6			115
t _{SU}	Data Setup Time		6			ns
t _H	Data Hold Time		0			ns
T _A	Operating Free Air Tempera	ature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter		Conditions		Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5 V, I_{I}$	= –18 mA				-1.2	V	
V _{OH}	HIGH Level	$V_{CC} = 4.5V$		I _{OH} = Max	2				
	Output Voltage			$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
		$V_{CC} = 4.5V$ to	5.5V	I _{OH} = -2 mA	$V_{CC} - 2$				
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5 V, I_{C}$	_{DL} = Max	•		0.35	0.5	V	
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Input Current at	$V_{CC} = 5.5V$	$V_I = 7V$	Control Inputs			0.1	mA	
	Max Input Voltage		$V_{1} = 5.5V$	A or B Ports			0.1	IIIA	
IIH	HIGH Level	$V_{CC} = 5.5V,$	•	Control Inputs			20	μA	
	Input Current	$V_{IH} = 2.7V$		A or B Ports			70	μΑ	
IIL	LOW Level	$V_{CC} = 5.5V,$		Control Inputs			-0.5		
	Input Current	$V_{IL} = 0.4V$		A or B Ports			-0.75	mA	
lo	Output Drive Current	V _{CC} = 5.5V, V	_O = 2.25V	•	-30		-112	mA	
I _{CC}	Supply Current	$V_{CC} = 5.5V$		Outputs HIGH		110	185		
			DM74AS651	Outputs LOW		120	195		
				Outputs Disabled		130	195		
				Outputs HIGH		120	195	mA	
			DM74AS652	Outputs LOW		130	211		
				Outputs Disabled		130	211		

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V			90		MHz
t _{PLH}	Propagation Delay Time	$R_1 = R_2 = 500\Omega$			2	8.5	ns
	LOW-to-HIGH Level Output	$C_L = 50 \text{ pF}$	CBA or CAB	A or B	2	2 0.5	115
t _{PHL}	Propagation Delay Time		CBA OI CAB	AUD	2	9	ns
	HIGH-to-LOW Level Output				2	9	115
t _{PLH}	Propagation Delay Time				2	8	ns
	LOW-to-HIGH Level Output		A or B	B or A	2	0	115
t _{PHL}	Propagation Delay Time		AUD	BOIA	1	7	ns
	HIGH-to-LOW Level Output					<u>'</u>	113
t _{PLH}	Propagation Delay Time			A or B	2	11	ns
	LOW-to-HIGH Level Output		SBA or SAB		-		
t _{PHL}	Propagation Delay Time		(Note 4)		2	9	ns
	HIGH-to-LOW Level Output				-	Ű	110
t _{PZH}	Output Enable Time				2	10	ns
	to HIGH Level Output				-	10	110
t _{PZL}	Output Enable Time				3	16	ns
	to LOW Level Output		Enable GBA	A	Ũ	10	110
t _{PHZ}	Output Disable Time				2	9	ns
	from HIGH Level Output				-	Ũ	110
t _{PLZ}	Output Disable Time				2	9	ns
	from LOW Level Output				-	Ũ	110
t _{PZH}	Output Disable Time				3	11	ns
	to HIGH Level Output				-		113
t _{PZL}	Output Disable Time			в	3	16	ns
	to LOW Level Output		Enable GAB		-		
t _{PHZ}	Output Disable Time				2	10	ns
	from HIGH Level Output				_		
t _{PLZ}	Output Disable Time				2	11	ns
	from LOW Level Output						

DM74AS651 • DM74AS652

f _{MAX}	Parameter	Conditions	From	То	Min	Max	Uni
	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			90		MH
t _{PLH}	Propagation Delay Time	$R_1 = R_2 = 500\Omega$			2	8.5	ns
	LOW-to-HIGH Level Output	$C_L = 50 \text{ pF}$	CBA or CAB	A or B	2	0.0	The second se
t _{PHL}	Propagation Delay Time				2	9	ns
	HIGH-to-LOW Level Output						
t _{PLH}	Propagation Delay Time				2	9	ns
	LOW-to-HIGH Level Output		A or B	B or A			
t _{PHL}	Propagation Delay Time				1	7	ns
	HIGH-to-LOW Level Output	_					
t _{PLH}	Propagation Delay Time		004 040		2	11	ns
	LOW-to-HIGH Level Output	_	SBA or SAB	A or B			
t _{PHL}	Propagation Delay Time		(Note 5)		2	9	ns
	HIGH-to-LOW Level Output	_					
t _{PZH}	Output Enable Time				2	10	ns
	to HIGH Level Output	_					
t _{PZL}	Output Enable Time				3	16	ns
	to LOW Level Output	_	Enable GBA	A	-		
t _{PHZ}	Output Disable Time				2	9	ns
	from HIGH Level Output Output Disable Time	_					
t _{PLZ}					2	9	ns
+	from LOW Level Output Output Disable Time	_	-		-		
t _{PZH}	to HIGH Level Output				3	11	ns
+	Output Disable Time	_					
t _{PZL}	to LOW Level Output				3	16	ns
t	Output Disable Time	_	Enable GAB	В			
t _{PHZ}	from HIGH Level Output				2	10	ns
t _{PLZ}	Output Disable Time	_					
PLZ	from LOW Level Output				2	11	ns

